Processing Instruction - PDFSEARCH.IO - Document Search Engine

Processing Instruction
Results: 1077

#	Item
411	Illusionist: Transforming Lightweight Cores into Aggressive Cores on Demand Amin Ansari University of Illinois [removed] Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2013-01-25 16:46:06 Central processing unit Microprocessors Instruction set architectures Parallel computing DEC Alpha CPU cache Branch predictor Multithreading ARM architecture Computer architecture Computer hardware Computing
412	Technology in Higher Education Add to Reading List Source URL: www.cdtl.nus.edu.sg Language: English - Date: 2011-03-30 04:50:54 Microcontrollers Interrupts Embedded systems Instruction set Emulator ARM architecture Single-board microcontroller Computer Intel Computer architecture Instruction set architectures Central processing unit
413	Using an Adaptive HPC Runtime System to Reconfigure the Cache Hierarchy Ehsan Totoni, Josep Torrellas, Laxmikant V. Kale Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana, IL 61801, USA E Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2014-08-13 13:31:19 Computer memory Computer hardware CPU cache Central processing unit Instruction set architectures Cache algorithms Memory hierarchy Blue Gene Xeon Computer architecture Computing Cache
414	Capability Hardware Enhanced RISC Instructions: CHERI Instruction-set architecture Add to Reading List Source URL: www.cl.cam.ac.uk Language: English - Date: 2015-01-15 09:17:36 MIPS architecture Ring Instruction set Capability-based security 64-bit Hypervisor Kernel Reduced instruction set computing Memory protection Computer architecture Central processing unit Instruction set architectures
415	Prof. Dr.-Ing. Dr. h. c. mult. P. J. Kühn Prof. Dr.-Ing. Dr. h. c. mult. P. J. Kühn International Symposium on Memory Management June 10–11, 2006 Ottawa, Canada Add to Reading List Source URL: www.cs.technion.ac.il Language: English - Date: 2010-02-20 10:44:16 Computing Pointer Garbage collection Classic RISC pipeline Microarchitecture Processor register CPU cache Instruction set Memory barrier Computer hardware Computer architecture Central processing unit
416	Alpha[removed]EV6 Microprocessor Hardware Reference Manual Order Number: DS–0027C–TE This manual is directly derived from the internal[removed]EV6 Specifications, Revision 4.5. You can access this hardware reference manu Add to Reading List Source URL: download.majix.org Language: English - Date: 2013-01-10 05:04:20 Computer engineering DEC Alpha PALcode Alpha 21264 CPU cache Branch predictor Processor register Instruction set Computer architecture Computer hardware Central processing unit
417	Microsoft PowerPoint - 23_wilson [Read-Only] Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 23:40:41 Central processing unit Parallel computing Digital signal processing Acronyms SIMD Microarchitecture Instruction set 128-bit 64-bit Computer architecture Computing Computer hardware
418	VMIPS Programmer’s Manual 1 This is the VMIPS Programmer’s Manual, Sixth Edition, for version 1.5. c 2001, 2002, 2004, 2009, 2014 Brian R. Gaeke. For information about Add to Reading List Source URL: vmips.sourceforge.net Language: English - Date: 2014-11-17 04:54:08 Computing MIPS architecture Instruction set Pointer Exception handling Page Assembly language R4000 Translation lookaside buffer Computer architecture Central processing unit Computer hardware
419	Microsoft PowerPoint - HC18.720.S7T2.A Novel Processor Architecture for High-Performance Stream Processing.ppt Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 23:56:09 Computer engineering Instruction set Microarchitecture CPU cache Program counter MIPS architecture Central processing unit Computer hardware Computer architecture
420	Energy-Efficient Hybrid Wakeup Logic Michael Huang, Jose Renau, and Josep Torrellas Department of Computer Science University of Illinois at Urbana-Champaign http://iacoma.cs.uiuc.edu ABSTRACT Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2002-07-31 19:49:18 Parallel computing Classes of computers Central processing unit Superscalar Branch predictor Reduced instruction set computing Instruction set Very long instruction word Microarchitecture Computer architecture Computing Computer hardware

UPDATE